
SLAS062E - JANUARY 1987 - REVISED NOVEMBER 2008

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Interchangeable With Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- Voltage-Mode Operation
- CMOS Technology

KEY PERFORMANCE SPECIFIC	CATIONS
Resolution	8 bits
Linearity Error	1/2LSB
Power Dissipation at V _{DD} = 5V	20mW
Settling Time at V _{DD} = 5V	100ns
Propagation Delay Time at V _{DD} = 5V	80ns

description

The TLC7528C, TLC7528E, and TLC7528I are dual, 8-bit, digital-to-analog converters (DACs) designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data are transferred to either of the two DAC data latches through a common, 8-bit, input port. Control input DACA/DACB determines which DAC is to be loaded. The load cycle of these devices is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.



These devices operate from a 5V to 15V power supply and dissipates less than 15mW (typical). The 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. Refer to the typical application information in this data sheet.

The TLC7528C is characterized for operation from 0° C to $+70^{\circ}$ C. The TLC7528I is characterized for operation from -25° C to $+85^{\circ}$ C. The TLC7528E is characterized for operation from -40° C to $+85^{\circ}$ C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.




SLAS062E – JANUARY 1987 – REVISED NOVEMBER 2008

functional block diagram



operating sequence



SLAS062E - JANUARY 1987 - REVISED NOVEMBER 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} (to AGND or DGND)	0.3V to 16.5V
Voltage between AGND and DGND	
Input voltage range, V _I (to DGND)	
Reference voltage, V _{refA} or V _{refB} (to AGND)	
Feedback voltage V _{RFBA} or V _{RFBB} (to AGND)	
Input voltage (voltage mode out A, out B to AGND)	
Output voltage, V _{OA} or V _{OB} (to AGND)	
Peak input current	
Operating free-air temperature range, T _A : TLC7528C	
TLC7528I	25°C to +85°C
TLC7528E	40°C to +85°C
Storage temperature range, T _{stq}	65°C to +150°C
Case temperature for 10 seconds, T _C : FN package	
Lead temperature 1,6mm (1/16 inch) from case for 10 seconds: DW or N package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

package/ordering information

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

recommended operating conditions

			V _{DD} =	4.75V to	5.25V	V _{DD} = 14.5V to 15.5V				
		,	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Reference voltage, V _{refA} or V _{refB}	ference voltage, V _{refA} or V _{refB}			±10			±10		V	
High-level input voltage, VIH			2.4			13.5			V	
Low-level input voltage, V _{IL}					0.8			1.5	V	
CS setup time, t _{Su(CS)}			50			50			ns	
CS hold time, th(CS)			0			0			ns	
DAC select setup time, t _{SU(DAC)}			50			50			ns	
DAC select hold time, th(DAC)			10			10			ns	
Data bus input setup time t _{su(D)}			25			25			ns	
Data bus input hold time th(D)			10			10			ns	
Pulse duration, WR low, tw(WR)			50			50			ns	
	TLC7628C		0		+70	0		+70		
Operating free-air temperature, TA	TLC7628I		-25		+85	-25		+85	+85 °C	
	TLC7628E	_	-40		+85	-40		+85		

TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS SLAS062E - JANUARY 1987 - REVISED NOVEMBER 2008

electrical characteristics over recommended operating free-air temperature range, $V_{refA} = V_{refB} = 10V$, V_{OA} and V_{OB} at 0V (unless otherwise noted)

-	DADAMETED		TEGT COMPLTIONS	١	/ _{DD} = 5\	/	V	_{DD} = 15	V	UNIT
	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
Ι _{ΙΗ}	High-level input current		$V_I = V_{DD}$			10			10	μΑ
IIL	Low-level input current		V _I = 0	5	12	-10	5	12	-10	μΑ
	Reference input impedar REFA or REFB to AGND					20			20	kΩ
	Outrot lead and account	OUTA	DAC data latch loaded with 00000000, $V_{refA} = \pm 10V$			±400			±200	
llkg	kg Output leakage current OUTB		DAC data latch loaded with 00000000, $V_{refB} = \pm 10V$			±400			±200	nA
	Input resistance match (REFA to REFB)				±1%				±1%	
	DC supply sensitivity, ∆g	ain/∆V _{DD}	$\Delta V_{DD} = \pm 10\%$	0.04				0.02	%/%	
I _{DD}	Supply current (quiescer	nt)	All digital inputs at V _{IH} min or V _{IL} max			2			2	mA
I_{DD}	Supply current (standby)		All digital inputs at 0V or V _{DD}			0.5			0.5	mA
		DB0-DB7				10			10	pF
Ci	Input capacitance	WR, CS, DACA/DACB		15				15	pF	
_	Output capacitance (OU	TA OLITB)	DAC data latches loaded with 000000000			50			50	pF
Co	Output capacitance (OO	IA, OU IB)	DAC data latches loaded with 11111111			120			120	þΓ

[†] All typical values are at $T_A = +25^{\circ}C$.



SLAS062E - JANUARY 1987 - REVISED NOVEMBER 2

operating characteristics over recommended operating free-air temperature range, $V_{refA} = V_{refB} = 10V$, V_{OA} and V_{OB} at 0V (unless otherwise noted)

			V	_{DD} = 5\	/	VI	DD = 15	SV SV		
PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Linearity error					±1/2			±1/2	LSB	
Settling time (to 1/2LS	B)	See Note 1			100			100	ns	
Gain error		See Note 2			2.5			2.5	LSB	
101 11	REFA to OUTA				-65			-65		
AC feedthrough	REFB to OUTB	See Note 3			-65			-65	dB	
Temperature coefficier	nt of gain	See Note 4			0.007			0.0035	035 %FSR/°C	
Propagation delay (fro 90% of final analog ou		See Note 5			80			80) ns	
Channel-to-channel	REFA to OUTB	See Note 6		77			77		ID.	
isolation	REFB to OUTA	See Note 7		77			77		dB	
Digital-to-analog glitch	impulse area	Measured for code transition from 00000000 to 111111111, TA = +25°C		160			440		nV-s	
Digital crosstalk		Measured for code transition from 00000000 to 111111111, TA = +25°C		30			60		nV-s	
Harmonic distortion		$V_i = 6V$, $f = 1kHz$, $T_A = +25^{\circ}C$		-85			-85		dB	

- NOTES: 1. OUTA, OUTB load = 100Ω , $C_{ext} = 13pF$; \overline{WR} and \overline{CS} at 0V; DB0-DB7 at 0V to V_{DD} or V_{DD} to 0V.
 - 2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V_{ref} 1LSB.
 - 3. $V_{ref} = 20V$ peak-to-peak, 100kHz sine wave; DAC data latches loaded with 00000000.
 - 4. Temperature coefficient of gain measured from 0°C to +25°C or from +25°C to +70°C.
 - 5. V_{refA} = V_{refB} = 10V; OUTA/OUTB load = 100Ω, C_{ext} = 13pF; WR and CS at 0V; DB0-DB7 at 0V to V_{DD} or V_{DD} to 0V.
 - 6. Both DAC latches loaded with 111111111; $V_{refA} = 20V$ peak-to-peak, 100kHz sine wave; $V_{refB} = 0$; $T_{A} = +25^{\circ}C$.
 - 7. Both DAC latches loaded with 111111111; VrefB = 20V peak-to-peak, 100kHz sine wave; VrefA = 0; TA = +25°C.

PRINCIPLES OF OPERATION

These devices contain two identical, 8-bit-multiplying DACs, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified DAC circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current (I_{Ikq}) flows across internal junctions, and as with most semiconductor devices, doubles every 10°C. Co is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of Co is 50pF to 120pF maximum. The equivalent output resistance (r₀) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus, \overline{CS} , \overline{WR} , and $\overline{DACA}/DACB$ control signals. When CS and WR are both low, the TLC7528 analog output, specified by the DACA/DACB control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the DB0-DB7 inputs are latched until the \overline{CS} and \overline{WR} signals go low again. When \overline{CS} is high, the data inputs are disabled regardless of the state of the \overline{WR} signal.



PRINCIPLES OF OPERATION

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 5V. These devices can operate with any supply voltage in the range from 5V to 15V; however, input logic levels are not TTL-compatible above 5V.




Figure 1. Simplified Functional Circuit for DACA




Figure 2. TLC7528 Equivalent Circuit, DACA Latch Loaded With 11111111


MODE SELECTION TABLE

DACA/DACB	CS	WR	DACA	DACB
L	L	L	Write	Hold
Н	L	L	Hold	Write
X	Н	Х	Hold	Hold
X	Χ	Н	Hold	Hold

L = low level, H = high level, X = don't care




These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figure 3 and Figure 4. Table 1 and Table 2 summarize input coding for unipolar and bipolar operation, respectively.



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
 - B. C1 and C2 phase compensation capacitors (10pF to 15pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 3. Unipolar Operation (2-Quadrant Multiplication)



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for VOA = 0V with code 10000000 in DACA latch. Adjust R3 for VOB = 0V with 10000000 in DACB latch.
 - B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
 - C. C1 and C2 phase compensation capacitors (10pF to 15pF) may be required if A1 and A3 are high-speed amplifiers.

Figure 4. Bipolar Operation (4-Quadrant Operation)

Table 1. Unipolar Binary Code

		<u> </u>
DAC LATCH	CONTENTS	ANALOG OUTPUT
MSB	LSB [†]	ANALOG OUTFOT
1111	1111	-V _I (255/256)
1000	0001	–V _I (129/256)
1000	0000	$-V_{I}$ (128/256) = $-V_{I}$ /2
0111	1111	-V _I (127/256)
0000	0001	−V _I (1/256)
0000	0000	$-V_{I}(0/256)=0$

 $^{\dagger}1LSB = (2^{-8})V_{I}$


Table 2. Bipolar (Offset Binary) Code

DAC LATCH MSB	CONTENTS LSB [‡]	ANALOG OUTPUT
1111	1111	V _I (127/128)
1000	0001	V _I (1/128)
1000	0000	0V
0111	1111	−V _I (1/128)
0000001		–V _I (127/128)
0000	0000	–V _I (128/128)

 $^{\ddagger}1LSB = (2^{-7})V_I$




microprocessor interface information



NOTE A: A = decoded address for TLC7528 DACA A + 1 = decoded address for TLC7528 DACB

Figure 5. TLC7528: Intel 8051 Interface




NOTE A: A = decoded address for TLC7528 DACA
A + 1 = decoded address for TLC7528 DACB

Figure 6. TLC7528: 6800 Interface



SLAS062E - JANUARY 1987 - REVISED NOVEMBER 2008

APPLICATION INFORMATION



NOTE A: A = decoded address for TLC7528 DACA
A + 1 = decoded address for TLC7528 DACB

Figure 7. TLC7528 To Z-80A Interface

programmable window detector

The programmable window comparator shown in Figure 8 determines if the voltage applied to the DAC feedback resistors is within the limits programmed into the data latches of these devices. Input signal range depends on the reference and polarity; that is, the test input range is 0 to $-V_{ref}$. The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits drives the output high.






Figure 8. Digitally-Programmable Window Comparator (Upper- and Lower-Limit Tester)

digitally-controlled signal attenuator

Figure 9 shows a TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0dB to 15.5dB range.

Attenuation dB = -20 log₁₀ D/256, D = digital input code **RFBA** 17 V_{DD} **OUTA** 2 **REFA** ۷ιΑ 4 DACA Output 14-7 DB0-DB7 **Data Bus TLC7528** 15 CS 16 WR DACA/DACB **OUTB** 20 **REFB** 18 **DACB** V_OB **AGND** 5 **DGND RFBB**

Figure 9. Digitally Controlled Dual Telephone Attenuator



Table 3. Attenuation vs DACA, DACB Code

ATTEN (dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN (dB)	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10011111	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

programmable state-variable filter


This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications requiring microprocessor control of filter parameters.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this validity is easy to achieve.

$$f_C = \frac{1}{2\pi \; R1C1}$$

The programmable range for the cutoff or center frequency is 0kHz to 15kHz with a Q ranging from 0.3 to 4.5. This parameter defines the limits of the component values.





Circuit Equations:

$$C_1 = C_2$$
, $R_1 = R_2$, $R_4 = R_5$

$$Q = \frac{R_3}{R_4} \times \frac{R_F}{R_{fb(DACB1)}}$$

Where:

 ${\rm R}_{\rm fb}$ is the internal resistor connected between OUTB and RFBB

$$G = -\frac{R_F}{R_S}$$

NOTES: A. Op-amps A1, A2, A3, and A4 are TL287.

B. CS compensates for the op-amp gain-bandwidth limitations.

C. DAC equivalent resistance equals $\frac{\text{256}\times\text{(DAC ladder resistance)}}{\text{DAC digital code}}$

Figure 10. Digitally-Controlled State-Variable Filter



voltage-mode operation

It is possible to operate the current multiplying D/A converter of these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 11 is an example of a current multiplying D/A that operates in the voltage mode.




Figure 11. Voltage-Mode Operation

The following equation shows the relationship between the fixed input voltage and the analog output voltage:

$$V_O = V_I (D/256)$$

Where:

V_O = analog output voltage

V_I = fixed input voltage (must not be forced below 0V.)

D = digital input code converted to decimal

In voltage-mode operation, these devices meet the following specification:

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
Linearity error at REFA or REFB	$V_{DD} = 5V$,	OUTA or OUTB at 2.5V,	T _A = +25°C		1	LSB



Revision History

DATE	REV	PAGE	SECTION	DESCRIPTION
11/08	E	13	Application Information	Corrected Figure 10.
6/07	D	Front Page	_	Deleted Available Options table.
0/01	6/07 D 3 —			Inserted Package/Ordering information.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TLC7528CDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CFN	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528CFNG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528CFNR	ACTIVE	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528CFNRG3	ACTIVE	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528CNE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528CNS	ACTIVE	SO	NS	20	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CNSG4	ACTIVE	SO	NS	20	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CNSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CNSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528CPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528EDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528EDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528EDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528EDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528EN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528ENE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528IDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





com 11-Nov-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC7528IDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IFN	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528IFNG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC7528IN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528INE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC7528IPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC7528IPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7528CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
TLC7528CNSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
TLC7528CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TLC7528EDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
TLC7528IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
TLC7528IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7528CDWR	SOIC	DW	20	2000	346.0	346.0	41.0
TLC7528CNSR	SO	NS	20	2000	346.0	346.0	41.0
TLC7528CPWR	TSSOP	PW	20	2000	346.0	346.0	33.0
TLC7528EDWR	SOIC	DW	20	2000	346.0	346.0	41.0
TLC7528IDWR	SOIC	DW	20	2000	346.0	346.0	41.0
TLC7528IPWR	TSSOP	PW	20	2000	346.0	346.0	33.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated